electrons rms. 75% of the total noise is generated by the small value of the feedback resistor chosen to avoid pile up phenomenon due to the lE5 hits/s occupancy rate. A cross-talk of 2 % was measured, 99% of which is due to the power supply disturbances. The power supply dissipation is 21 mW/channel for 3.3 V supply voltage. The area of this design is 2871x1881 11m ' including pads.
I. INTRODUCTION
H adrontherapy is a radiotherapy technique which consists in irradiating twnorous cells with protons or ions. During irradiation, part of the incident projectiles undergoes nuclear fragmentation and prompt-gamma rays can be used to control the ion range, because their emission profile is found to be correlated with the range, for both protons and carbon ions [1], [2] . Since excited fragments emit y-rays almost instantaneously (below the ns range). Prompt-y can be used to monitor online and in real-time the ion range. A Compton Camera detecting system has been proposed [3] , [4] and is expected to be a very efficient and fast technique for the online dose control and high resolved 3D image reconstruction. In the proposed system shown in Fig. 1 , the scatter detector is composed of a stack of 2 mm thick double sided Silicon Strip Detectors (SSD) providing the spatial and temporal coordinates (x, y, z, t) and the energy deposited by the recoil electron during the Compton interaction of y-rays. The scattered photon is further absorbed in a scintillator absorber. The SSD detector will be coupled with a multi-channel integrated readout electronics fulfilling the following particular requirements imposed by the application: dynamic range of lOOO: 0,48 fC to 480 fC, two signal polarities readout: P and N sides of the SSD, counting rate: lE5 hits/s, noise: ENC = 300 electrons rms, shaping Time (slow) = 1 IlS for energy measurement, shaping Time (fast) =15 ns for time stamp and detector capacitance Cd = 15 pF. For this aim, an 8-channel Front End readout Electronics (FEE) prototype is designed and fabricated using the AMS CMOS 0.35 11m process. This paper presents the design details and test results of such a prototype circuit. Fig. 2 illustrates a general diagram of the circuit AC-coupled with a double sided SSD detector. Each channel includes a CSA as a first stage followed by two parallel shapers. The fust one, with long shaping time (IllS), measures the input charge and optimizes the signal to noise ratio. The second one, with small shaping time (I5 ns), is dedicated for timing measurement. The detector, with a capacitance Cd, produces charge pulses that are integrated on the CSA feedback capacitor Cc [5] , [6] . The circuit has been designed to readout 978-1-4673-2030-6/12/$3l.00 ©20 12 IEEEboth P and N polarities by an appropriate feedback resistor Rf or a T resistor network. The voltage references of the shapers are selectable according to the feedback network of the CSA. Classical cascode architecture [7] has been chosen to implement the CSA stage of the readout chain as shown in Fig. 3 . The geometry of each component is optimized for the foreseen performances. The first order transfer function of the CSA in response to a pulse charge stimulus is given by:
II. DESIGN ARCHITECTURE
where Zr is the equivalent feedback impedance composed by Rf in parallel with Cr. and Cd the detector capacitance. The value of Cf (250 fF) is fixed by the maximum signal of the dynamic range and the power supply voltage value which is 3.3 V in 0.35 11m CMOS process we used. The value of the feedback resistance is chosen to discharge the feedback capacitor Cf by a time constant T Cf = C I R I and so to avoid the pile up phenomenon which could be caused by the high counting rate of the Compton Camera (lE5 hits/s). Thus, the small value Rf= 4 MQ needed has a very harmful effect on the noise as it will be detailed in the section III. In Fig. 3 , the NMOS input transistor Ml has been chosen to get a better power supply rejection ratio and higher speed than the PMOS one. The transistor PI is used as an active load which is mandatory for wide dynamic range such as that of our application (1000). It sets the bias current of the input transistor Ml at 5 rnA from 3.3 V power supply voltage. In order to minimize the ballistic deficit, GOCf has to be very superior to Cd (GOCr»Cd), where Go is the open loop gain of the CSA, Cf the feedback capacitance and Cd the detector capacitance. To ensure up to 99 % of signal charge transfer, Go should be around 67 dB according to the following formula which gives the charge transfer rate a:
The rise time of the CSA output for a pulse charge stimulus is determined by the amplifier time constant TCSA as:
where (4) is the Gain Bandwidth Product. A pole-zero Ra nd C feed forward compensation technique is used to improve stability without affecting the speed of the CSA [8] . The Bode diagram simulation of the CSA gives an open loop gain of 67 dB and a phase margin of 90°. The loop gain and Cadence STB tool simulation were also performed.
The obtained results ensure high stability and very weak loss of the transferred signal charge. The signal collected on the P strip side of the SSD has a negative shape on the CSA output. The authorized output dynamic range maintaining all transistors in the saturation mode is given by the approximate following formula:
where Qo is the injected charge.
The total dynamic range corresponding to both polarities equals ±1.92 V. So, a DC level shifting is needed in the case ofP polarity. For this purpose, a T resistor network is added in parallel with Rf and it is selected to read P side signals (Cf. Fig. 2 ). Its equivalent resistor value is given by: R f(network) = R ,
Due to high output swing, the CSA does not include a source follower needed to increase the driving capability. This is not an issue for the complete readout chain (SCA + Shaper). However, the output signal of the CSA tested separately is slowed down and the measured gain is drastically reduced by the effect of the output load of the lines and pads.
B. The shaper implementation
A CR-RC signal shaping has been chosen to implement the two shapers. The slow shaper is directly connected to the output of the CSA while the fast one is connected through a buffering stage (Cf. Fig. 2 ). Active shaping is performed by using a two stage compensated Miller OTA (Operational Transconductance Amplifier). The shaping stages perform a pulse shaping primarily to optimize the signal-to-noise ratio (SNR) of the system and also to measure the energy and the time with the slow shaper around 1 /lS shaping time and the fast one with a shaping time of 15 ns, respectively. Fig. 4 shows the CR-RC shaper and emphasizes the OT A architecture. The non-filtered noise of the shaper can be an issue in some cases as detailed in section III. CR-RC shaper transfer function in the frequency domain is given by:
where, 1" is the shaping time. Here, we chose the derivation and the integration time constants to be equal:
In time domain, the gain is given by:
III. NOISE STUDY
The most critical issue in this design is the noise. The desired energy resolution of the Compton camera which gives an acceptable spatial resolution of the whole hadrontherapy system must be below 1 keY. This corresponds to an input ENC (Equivalent Noise Charge) of 300 electrons rms. Fig. 5 illustrates the dominant noise sources.
Parallel noise
5 (w) is the noise spectral density Generally, there are two main sources of noise in a CSA: a parallel and a series noise. The parallel noise is generated by the thermal noise of the feedback resistor and the detector leakage current fluctuations. The input referred power spectral density (P SD) of the parallel noise is given by:
where, q is the electron elementary charge, 10 is the detector leakage current, k is the Boltzmann constant and T is the temperature. The noise input voltage spectrum (series noise PSD) of a MOS transistor in saturation is given by:
The first term is the channel thermal noise and the second term is the lIf or Flicker noise [9] . Optimal noise matching is found by varying input transistor dimensions. Total (series and parallel) noise output voltage spectrum is given by:
This formula is obtained through the following approximations: infinite open loop gain of CSA and considering an ideal integrator (i.e. no feedback resistance).
The output noise voltage of the complete chain is performed by integrating the product of CSA's output PSD by the shaper's Transfer function as in:
Total input referred noise after shaping is given by:
where Ct is the total input capacitance composed mainly by Cd and grid-source Cgs capacitance of the CSA input transistor, T is the filtering time constant (shaping time). In this design, calculations were done to find the optimal value of W IL of the input transistor leading to the best trade-off between minimizing series and 1If noise and maintaining low value of Ct. According to the formula (14), the dominant noise type depends on T, Ct and the value Rr imposed by the counting rate of the physics experience. 
The noise of the shaper can also be a key issue in case of low gain of the shaper given by the R2/Rl ratio (Fig. 4) . As we have a wide dynamic range at the output of the CSA, this ratio is fixed to 4. The global theoretical gain of the is:
The current noise in the channel of transistor P4 (Fig. 4 ) also generates noise in the gate through the gate-channel capacitance Cox WL. The gate noise is due to the capacitive coupling frequency depending (f). The gate noise is about
where fT is the cut off frequency of the MOSFET. This noise is important at high frequencies and is not filtered by the shaper.
IV. LAYOUT DESIGN
The multi-channel nature of the design which will fit the form of the strips of the SSD detector (crosstalk issue), low noise and high speed are parameters that require a special care when drawing the layout of the input stage (CSA). Therefore, the Rill must be minimized by splitting the input transistor into a matrix of small transistors perfectly identical. The size of each channel has exactly the width of a pad (100/lm). This makes the channel multiplication easier and minimizes the mismatch between channels. Fig. 6 shows the layout of the ASIC, an emphasis of the input transistor is carried out. 
V. EXPERIMENTAL RESULTS
A prototype has been fabricated in a CMOS 0.35/lm process from Austria Micro System. It includes 8 channels of the described FEE readout of the Compton camera. A photography of the chip is shown in Fig. 7 . 
A. Test setup
A test board was designed to characterize the prototype experimentally. Fig. 8 shows a photography of the test board and a synoptic of its modules. A charge injection circuit is used to simulate the detector charge which will be generated by the stopping of a Compton recoil electron in the SSD. This circuit is composed of a fast pulse generator terminated by a 50 n resistor, a 1 pF injection capacitor and a 15 pF capacitor to simulate the detector capacitance. The response of the ASIC to an input pulse is sent to a 50 n buffering stage to drive different signal processing devices (e.g. scope, external amplifiers ... ).
B. Test results and circuit performances
The circuit has been successfully tested. The test results are in good agreement with analytic and simulation calculations. All functionalities have been validated. Fig. 9 shows outputs waveforms of the circuit for both negative and positive signal polarities. The measured shaping time of the slow shaper is 0.7 Ils. However, that of the fast one (35 ns) is greater than the calculated one (15 ns). This is due to the convolution between the proper shaping time and the peaking time of the CSA (30 ns). The circuit achieves a high linearity even over the needed dynamic range, mostly less than 1 % of INL. A conversion gain of 3.6 mV/fC, very close to post layout simulation (3.9 m V If C), is obtained up to 600 fC. The noise evaluation has been performed according to the measurement standards. Noise and signal were measured in the same conditions (temperature and electromagnetic environment). The input referred noise ENC is obtained by:
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where Qinj is the injected charge, q is the electron charge, YOU! is the output voltage of the circuit corresponding to Qinj and V nns is the Standard Deviation which is given by:
An ENC of 412 electrons rms was measured on the channel number 1 for electron configuration. 75% of this amount comes from the combination of the feedback resistor Rf (4 Mn) chosen to avoid the pile-up and the value of the shaping time (1lls). An ENC of 65 7 electrons rms is measured for the hole working mode. The performances obtained for hole configuration are slightly lower than those achieved for the electron one. This is due to the feedback network equivalent resistor used to shift the DC level in case of P polarity (Fig. 2) .
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OJ V> No significant dispersion of the ENC between channels is relevant. The ENC is plotted of each channel in Fig. 11 . One can see the difference between the two configurations (electron and hole).
The noise which depends on the detector capacitance was also quantified. Fig. 12 plots the calculated, schematic and post layout simulation as well as tested curves of the ENC versus detector capacitance. The slope of the theoretical curve is very small as no additional component has been taken into account in the calculations. The slope of the tested curve is slightly higher than that of simulation. It is due to additional external noisy components such as bias resistors. The parallel configuration and the proximity of channels give a cross talk of �2 % (electron mode), mostly (2:99%) coming from the supply voltage disturbance. In Fig. 13 , we injected a charge (in the left side) alternatively at the input of each single channel, and each time we measured the crosstalk on the seven other channels (front side of the figure) from the nearest to the farthest channel. The dispersion noticed on the crosstalk depends on which channel we injected the signal. It can be caused by mismatch between injection capacitors. The same crosstalk was measured for positive polarity (hole mode).
After electrical characterization, the ASIC was coupled to an 8-strip double-sided SSD detector to measure the energy spectrum of a barium radioactive source ( i33 Ba), providing photon lines at 30.9, 53, 80.9, 276, 303, 356 and 383 keY. Fig. 14 plots the energy spectrum measured on the N strips and P strips. Note that all P strips are connected together. The measurements were performed using the ASIC on one side and using a classical electronics on the other side of the detector. An energy resolution of 8 keY FWHM has been measured for both systems. This preliminary result does not reflect the real noise of the readout electronics and the detector because of the non-optimal test environment. More precisely this is due to the length of the cables connecting strips to FEE electronics. This issue will be solved by mounting the detector and the ASIC on the same test board and thereby minimizing the length of connections and their capacitances. 
C. CSA + fast shaper chain performances
The fast shaper's branch of the chain has also been tested successfully. The test of this branch is more specific. Indeed, the charge collection time (arrival time of the signal charge at the CSA input) varies from 30 ns to 130 ns. Therefore, contrary to the slow shaper's branch which amplitude does not depend on the charge collection time, the amplitude of the fast shaper's branch depends on the collection time. This means that with the same charge, we can have different conversion gains, so making noise measurements more complicated. The area delimited by the fast shaper's output curve and the base line should be the same for a given charge, independently on the arrival time of the signal. This criterion can be used to calculate the charge at the input of the chain (CSA) after calibration. Such a measurement will be done in the next version of this circuit. A particular care must be taken of the slew rate when designing the OTA of the fast shaper. In Fig. 15 , we highlight this phenomenon. One can see the slew rate issue before enhancing the slew rate (left side of the figure); this issue disappears by enhancing the slew rate (right side of the figure). Indeed, a high slew rate is needed to drive the output load for fast shape and high dynamic signals (�35 ns shaping time in case of the fastest signal). This issue is present only in case of falling signals which turn the output transistor of the shaper's OTA out of saturation region. TABLE II gives a summary of the circuit performances. The measured parameters are close to schematic and post layout simulation ones. The exception of the CSA block is due the absence of a source follower stage on its output. Therefore, the gain is lowered in the test by the output load and consequently the measured input referred noise is increased. An indirect measurement of the CSA parameters using a complete chain and the gain of the slow shaper is carried out and gives results close to those of simulations. 
VI. CONCLUSION AND UPCOMING WORK
In order to read out the signals delivered by the Silicon Strip Detectors constituting the Compton camera for prompt gamma monitoring of hadrontherapy, an 8-channel front end readout electronics has been designed and fabricated in 0.35 /-lm CMOS process from AMS. Each channel is built of a Charge Sensitive Amplifier (CSA) connected to two parallel shapers (a slow one and a fast one). Exhaustive tests were performed and all the functionalities of the above-described circuit have been validated. The series noise of this design was minimized to �5% of the total noise thanks to high optimization of the input transistor. In the future version of this circuit, we will replace the feedback resistor by aM OS switch and thus eliminate nearly 75% of the total noise. Also, further functionalities will be integrated such as a comparator providing a logic level for time stamp, multiple shaping and multiple gain. 
